Cadence Delivers Major Upgrade for SoC Verification in Incisive Enterprise Family
Posted on: Monday, 19 December 2005, 09:00 CST
Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced a major upgrade to its market-leading system-on-chip (SoC) verification technology with the release of the Cadence(R) Incisive(R) Enterprise Specman Elite(R) 5.0 testbench automation solution with tight integration to the Incisive Enterprise Specman Simulator. Developed to serve multiple specialists, Specman Elite 5.0 provides up to three times greater run time and 60 percent greater memory performance than previous versions, with enhanced usability and improved scalability of generation and coverage.
With the addition of 64-bit support for the Intel EM64T and AMD Opteron platforms with RHEL 3 or SuSE 9 Linux, Specman 5.0 now addresses the growing demand for larger memory footprint capabilities that cover simulations run in full-chip and system-level verification. It also provides the following improved functionality:
-- Enhanced full-system transaction modeling support with advanced options for connecting the testbench and design under test (DUT) to improve performance and code reusability.
-- Improved user interface that simplifies the debug process.
-- Convenient new generation control capabilities with enhanced SystemC support that eases environment bring-up.
-- Improved coverage capabilities combined with multi-channel sequence support, and TCM runtime optimization, that enhances performance and overall "coverage-driven verification" capabilities, critical for reducing quality risks and meeting project schedules.
-- Advanced module to system-level techniques like reuse and built-in metrics based on the Incisive Enterprise plan-to-closure methodology.
"Specman has long been an essential part of our overall verification process," said Dr. Andreas Dieckmann, verification manager, Siemens A&D. "The combined new product adds the capabilities we need to scale and manage our overall verification process to address the growing complexity and complete SoC verification."
"Our Incisive Enterprise verification solutions already offer the highest verification power in the industry," said Moshe Gavrielov, executive vice president of the Cadence Verification Division. "With this announcement, we have further distanced ourselves from the competition and delivered the next level of verification power that the most challenging next-generation SoCs will require."
Enterprise Specman Elite 5.0 enables users to improve the quality of their end products while further shortening the entire verification cycle. The underlying technology is at the core of Cadence's recently announced Incisive Enterprise family, and the corresponding plan-to-closure methodology designed to support enterprise-level verification process automation (VPA).
Incisive Enterprise targets the exponentially increasing complexity of the verification process associated with the integration of multiple specialists spanning block, chip and system-level verification of SoCs and hardware-software systems.
Availability
Incisive Enterprise Specman 5.0 and the Incisive Enterprise Specman Simulator are currently available as standalone products as part of the Incisive Enterprise product family.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Cadence, the Cadence logo, Incisive and Specman Elite are registered trademarks of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.
Source: Business Wire
Related Articles
- Calypto Announces New SLEC Release for Comprehensive Verification of Wireless, Video, Image Processing System-on-Chip Designs
- Invensys Process Systems Mexico Opens Gas Operating Center in Burgos Basin, Northern Gulf
- Invensys Process Systems Mexico Opens Offshore Operating Center to Support PEMEX in Marine Region
- NEC Advances Virtual PC Center Solution With Broader Multimedia and Operating System Support, Continues to Break Barriers Toward Thin Client Adoption
- Cadence Encounter and SiP Design Technologies Used By STMicroelectronics to Implement World's First 65NM Dual High-Definition MPEG-4 Decoder
- LG Electronics Uses Cadence Encounter Conformal Constraint Designer to Improve Design Quality
- Cadence Delivers New RF Design Kit Targeting Customer Design Challenges in Wireless
- Rhapsody 6.1 Offers New Domain Specific Language (DSL) Capabilities to Systems Engineers With Executable DoDAF and SysML Support
- Sun Enhances Preventive Services With New Partner Capabilities and System-Level Connected Services
- Renesas Integrates Its Escend Semiconductor Design-Win Management System With SAP ERP System
User Comments (0)

RSS Feeds