Cadence Logic Design Technologies Give Asia-Pacific Chip Designers a Competitive Edge
Posted on: Wednesday, 28 February 2007, 12:01 CST
Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that four Asia Pacific chip-design companies -- Altek Corporation, CoolSand Technologies, the Electronics and Telecommunications Research Institute (ETRI) of Korea, and Moai Electronics Corporation -- have selected the Cadence(R) Encounter(R) RTL Compiler solution with global synthesis technology to improve chip design and enhance their time-to-market. Encounter RTL Compiler synthesis and Encounter Conformal(R) Equivalence Checker -- key technologies of the Cadence Logic Design Team Solution -- along with Cadence Engineering Services, helped these customers meet their design schedules and timing, area and power requirements.
Altek Corporation is a leading system house in Taiwan, with a focus on providing one-stop shopping for the digital camera market. The company used Encounter RTL Compiler XL technology to synthesize and Encounter Conformal Equivalence Checker XL technology to verify their integrated circuits (IC), which were produced by a Taiwanese foundry using its 0.13-um process. "Using Encounter RTL Compiler, we were able to reduce timing and area in an over 2.2-million-gate chip," said Simon Law, vice president of the ASIC business unit at Altek. "We are also currently evaluating the multi-supply voltage (MSV) and multi-mode capabilities supported by Encounter RTL Compiler GXL synthesis in our next chips for boosting applications-intensive, yet power-hungry portable imaging systems."
Coolsand Technologies (Beijing), Inc. is a SoC design enterprise and is focused on design for mobile communications and multimedia. With headquarters in Beijing and R&D bases in the U.S. and France, Coolsand Technologies also has branches in Shenzhen and Xi!an, China. It is the first commercial customer to adopt the Encounter RTL Compiler solution in Northern China. "Encounter RTL Compiler, the new generation global synthesis tool, has excellent capabilities to improve our design productivity," said Zuzhen Liang, president of CoolSand. "The combined application of Encounter RTL Compiler and Cadence First Encounter(R) silicon virtual prototyping can help us to manage and lower the size of chips effectively."
The Electronics and Telecommunications Research Institute (ETRI) of Korea was established in 1976 as a non-profit Korean government-funded research organization. The SoC Industry Promotion Center at ETRI is a chip-design incubator center in Korea. It allows ETRI to serve small and medium-sized design companies with the breadth of technologies from Cadence. ETRI used Encounter RTL Compiler XL synthesis, Encounter Conformal Equivalence Checker L, and Encounter Conformal Constraint Designer to speed overall design turnaround time. "The Cadence Logic Design Team Solution provided a full front-end solution that enables us to achieve competitive results in less time," said Ho Gil Cho, principal engineer at SoC Support Center, ETRI.
Moai Electronics Corporation, a Taiwan-based, fast-growing fabless ASIC design company specializing in system design for networking and communications, has successfully taped out two chips used in USB-related products. "In order to stay competitive, we needed best-in-class design tools capable of coping with increasing design challenges," said Dr. PF Lin, president and CEO of Moai. "Encounter RTL Compiler, together with Encounter Conformal, helps us address these challenges."
"The wide acceptance of Cadence Encounter RTL Compiler global synthesis in the Asia-Pacific region reflects a growing understanding of the technical superiority of the Cadence Logic Design Team Solution," said Nimish Modi, corporate vice president of front-end design at Cadence. "We are committed to further advancing our synthesis technology to support the fast-growing IC design industry in this part of the world."
Encounter RTL Compiler and Encounter Conformal Equivalence Checker are part of the Cadence Logic Design Team Solution. Encounter RTL Compiler delivers smaller, faster, and cooler chips in less time, while Encounter Conformal Equivalence Checker is the industry-leading independent equivalence-checking solution.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Cadence, Encounter, First Encounter and Conformal are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact: Dan Holden Cadence Design Systems, Inc. 408-944-7457 holden@cadence.com Peggy Ng Cadence Design Systems, Inc. 852-6055-6796 peggyng@cadence.com
SOURCE: Cadence Design Systems, Inc.
Source: MARKET WIRE
Related Articles
- Cadence Encounter Power System Delivers Next-Generation Power Integrity and Signoff Analysis for Advanced Node Design
- STARC Adopts Cadence Encounter Timing System As Its Static Timing Analysis Signoff Solution
- LG Electronics Uses Cadence Encounter Conformal Constraint Designer to Improve Design Quality
- Fujitsu Delivers ARM9E Processors for ASIC Designs Using Cadence Encounter RTL Compiler
- Denali's Databahn Memory Controller IP Supports Cadence Encounter Synthesis
- Tensilica-Cadence Encounter RTL-to-GDSII Methodology Streamlines SoC Design With Diamond Standard Processor Cores
- New Cadence Encounter Conformal Low Power GXL Addresses Customer Verification Challenges; New Conformal Technology Reduces Risk of Functional Errors for Designs at 65nm and Beyond
- Adoption of Cadence Encounter RTL Compiler Accelerates in Japan
- Nethra Speeds Tapeout of Image Processor With Cadence Encounter RTL Compiler
- Toshiba Supports Cadence Encounter RTL Compiler for ASIC Design Flow; Cadence Synthesis Enables Smooth Transition to Successful Tapeout
User Comments (0)

RSS Feeds