Quantcast
Last updated on April 19, 2014 at 9:20 EDT

Synopsys Hosts Special Events with Industry Leaders at DAC 2012

May 24, 2012

MOUNTAIN VIEW, Calif., May 24, 2012 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, will host several special events at the Design Automation Conference, June 3 – 7 in San Francisco, Calif. The events will feature speakers from leading semiconductor companies, IP providers, foundries and Synopsys. These technical experts will describe the best practices, tools and methodologies they’re using to solve today’s design challenges, as well as discuss the emerging trends and advanced technology that will enable the next 25 years of semiconductor innovation.

Synopsys DAC Events, Monday, June 4, 2012:

  • AMS Verification Luncheon: Boost Productivity Using Synopsys’ AMS Verification Solution

<blockquote>

11:30 a.m. – 1:30 p.m., Marriott Hotel, Golden Gate Ballroom, Salon B

Industry leaders from AMD, ARM, GLOBALFOUNDRIES, Micron and NVIDIA share experiences using Synopsys’ AMS verification solutions in some of today’s most challenging designs.

</blockquote>

  • IC Compiler Luncheon: Leading the Way to 20nm Design with Synopsys’ IC Compiler(TM) Software

<blockquote>

11:30 a.m. – 1:30 p.m., Marriott Hotel, Golden Gate Ballroom, Salon A

Hear from experts in foundry, processor, wireless and consumer electronics companies, such as STMicroelectronics, GLOBALFOUNDRIES and Samsung, that have successfully met the 20nm design enablement challenge with IC Compiler.

</blockquote>

  • Customer Insight Sessions: High-Performance, Gigahertz+ Success with Synopsys’ Galaxy(TM) Implementation Platform

<blockquote>

2:00 p.m. with Samsung and 3:00 p.m. with NVIDIA, Moscone Convention Center East Mezzanine, Room 220

Technical experts will discuss the latest high-performance design trends, challenges and solutions. They’ll share best practices and innovations in high-performance technology that help address Gigascale, Gigahertz+, low power and advanced geometry design challenges.

</blockquote>

  • Synopsys’ PrimeTime® Software Special Interest Group 2012 Dinner: Next-generation Hierarchical Timing Technology — HyperScale

<blockquote>

6:00 p.m. – 8:30 p.m., Marriott Hotel, Golden Gate Balzlroom, Salon A

At this event, you will see Synopsys’ R&D team unveil the new underlying engines for its hierarchical timing technology, HyperScale. Industry experts will also share their experience with this innovative new technology, which demonstrated up to 10X faster and smaller full-chip timing analysis runs with signoff quality results matching flat analysis. Speakers include timing experts from LSI, NVIDIA, Samsung and Synopsys. The event will be moderated by Brian Bailey of EE Times. PrimeTime Ecosystem Partners will also be there, including ARM, Chip Estimate, eSilicon, Global UniChip Corp., Library Technologies, Nangate, Open-Silicon, Platform Computing, an IBM company, Runtime Design Automation, Samsung, SmartPlay, SpringSoft, Target Compiler Technologies, Univa and Z Circuit.

</blockquote>

Synopsys DAC Events, Tuesday, June 5, 2012:

  • ARM, GLOBALFOUNDRIES, Samsung, Synopsys Partner Breakfast: Breaking through Barriers — High-Performance and Energy-Efficient ARM Powered SoCs at 32/28nm and 20nm

<blockquote>

7:15 – 8:45 a.m., Marriott Hotel, Golden Gate Ballroom, Salon A

In this session, experts from ARM, GLOBALFOUNDRIES, Samsung and Synopsys will describe key design and manufacturing challenges facing designers at 32/28nm and 20nm and how through collaboration, the companies are addressing these challenges. The collaboration combines semiconductor manufacturing, EDA and IP enablement, shared cycles of learning and silicon proof-points to enable a complete silicon-proven design enablement and manufacturing-ready solution for optimized implementations of ARM Powered high-performance and energy-efficient SoCs.

</blockquote>

  • Customer Insight Sessions: High-Performance, Gigahertz+ Success with Synopsys’ Galaxy(TM) Implementation Platform

<blockquote>

10:00 a.m. with Cavium and 2:00 p.m. with Samsung, Moscone Convention Center East Mezzanine, Room 220

Technical experts will discuss the latest high-performance design trends, challenges and solutions. They’ll share best practices and innovations in high-performance technology that help address Gigascale, Gigahertz+, low power and advanced geometry design challenges.

</blockquote>

  • Verification Luncheon: SoC Leaders Verify with Synopsys

<blockquote>

11:45 a.m. – 1:45 p.m., Marriott Hotel, Golden Gate Ballroom, Salon A

Given the complexity of today’s SoC designs, incremental tool improvements will not be sufficient to deliver the required order-of-magnitude boost to verification productivity. At this luncheon, AMD, Broadcom, Cavium, Freescale, Qualcomm and ST-Ericsson will share their views on what’s driving SoC complexity and how their teams have achieved success. They’ll also discuss the latest developments in verification. The event will be moderated by John Chilton, senior vice president of marketing and strategic development at Synopsys.

</blockquote>

  • IPL Alliance Luncheon: Reaping the Benefits of iPDKs

<blockquote>

12:00 p.m. – 1:30 p.m., Marriott Hotel, Golden Gate Ballroom, Salon B

At the 6th Annual IPL Luncheon, presenters from multiple foundries will highlight the benefits of the Interoperable PDK (iPDK) standard and their experiences in developing and deploying foundry iPDKs. The IPL Alliance will also present an update on current and future IPL projects.

</blockquote>

  • Customer Insight Session: Mixed-Signal SoC Design Success with the IC Compiler Custom Co-Design Solution

<blockquote>

4:00 p.m. with STMicroelectronics and Proteus Biomedical, Moscone Convention Center East Mezzanine, Room 220

Attend an informative session on Synopsys’ mixed-signal SoC implementation solution and custom co-design methodology advancements. Learn how leading companies have successfully tackled difficult “big D/little A” mixed-signal physical design challenges using Synopsys’ unified cell-based and custom implementation solution with IC Compiler.

</blockquote>

Synopsys at DAC 2012
In addition to special events, Synopsys will offer informative presentations and demonstrations of its comprehensive portfolio of integrated system-level, implementation, verification, IP, manufacturing and FPGA solutions. Visit Synopsys at Booth #1130 to learn about the newest solutions available to help enable the next 25 years of innovation. For more information on these special events and all Synopsys’ activities at DAC visit www.synopsys.com/DAC.

Media Registration Information
Seating is limited at Synopsys’ special events at DAC. Registration is required. Members of the media interested in attending Synopsys’ special events or requiring more information should email inquiries to Diane Hayward at dhayward@mcapr.com.

About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Editorial Contacts:

Monica Marmie
Synopsys, Inc.
650-584-2890
monical@synopsys.com

Diane Hayward
MCA, Inc.
650-968-8900 ext. 117
dhayward@mcapr.com

SOURCE Synopsys, Inc.


Source: PR Newswire