Synopsys Releases DesignWare SATA IP for New SATA 6Gbps Data Transfer Rate
Posted on: Wednesday, 27 May 2009, 08:00 CDT
DesignWare SATA Controllers Deliver High-Performance for Next Generation Solid State Drives and Enterprise Class Storage SoCs
The DesignWare SATA digital controllers for the SATA 6Gbps data transfer rate support numerous features available in the SATA Revision 3.0 Specification including new streaming Native Command Queuing (NCQ) and power management states. Streaming NCQ introduces isochrononous priority to help improve the quality of service for audio/video streaming. For more power efficient systems, the DesignWare SATA controllers implement power mode states that allow a direct transition from partial to full slumber mode, bypassing the active state. Furthermore, the inclusion of a well-defined embedded DMA engine enables designers to achieve optimal system performance while maintaining low latency and minimal CPU overhead. The included VMM-enabled DesignWare SATA Verification IP speeds the development of powerful SystemVerilog testbenches.
"As a leading fabless design integrator, GUC is committed to delivering high quality designs to our customers," said
The SATA interface has evolved to address the growing demand for higher performance, greater storage capacity and longer battery life in mass storage devices such as solid state drives, hard disk drives and host storage controllers. As devices saturate the current SATA 3Gbps data transfer rate, the SATA 6Gbps interface, with 600 MB/s of read/write speed, addresses high bandwidth needs. Furthermore, the latest specification is backward compatible with the SATA 1.5Gbps and SATA 3Gbps interfaces, allowing designers to easily migrate to the faster data transfer rate while maintaining interoperability with existing SATA products.
"By providing IP that supports the SATA 3.0 specification, Synopsys is enabling the design community to quickly adopt the SATA interface and benefit from the fast 6Gbps data transfer rate," said
"As a leading provider of
"Next generation SSD's and Enterprise Storage Controllers are driving significant advancements into the storage market such as higher bandwidth, enhanced power efficiency and increased reliability," said
Synopsys provides designers with a complete DesignWare SATA IP solution consisting of the device and host digital controllers, PHY and verification IP, which are silicon-proven and shipping in volume production. The complete solution has passed the latest SATA-IO Building Block interoperability testing at the SATA 3Gbps data transfer rate. Synopsys will participate in the SATA 6Gbps interoperability testing as it becomes available. Synopsys will be attending the upcoming SATA-IO Plugfest and Interoperability Workshop in
Availability
The DesignWare SATA AHCI host and device digital controllers and verification IP for SATA 6Gbps are available now. For more information on Synopsys' complete DesignWare SATA IP solution consisting of the digital controllers, PHY and verification IP, please visit: http://www.synopsys.com/sata.
About DesignWare IP
Synopsys is the leading provider of high-quality, silicon-proven interface and analog IP solutions for system-on-chip designs. Synopsys' broad IP portfolio delivers complete connectivity IP solutions consisting of controllers, PHY and verification IP for widely used protocols such as USB, PCI Express, DDR, SATA, HDMI and Ethernet. The analog IP family includes Analog-to-Digital Converters, Digital-to-Analog Converters, Audio Codecs, Video Analog Front Ends, Power Management solutions and more. In addition, Synopsys offers SystemC transaction-level models to build virtual platforms for rapid, pre-silicon development of software. With a robust IP development methodology, extensive investment in quality and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Editorial Contact: Sheryl Gulizia Synopsys, Inc. 650-584-8635 sgulizia@synopsys.com Karen Do MCA 650-968-8900 x108 kdo@mcapr.comSOURCE Synopsys, Inc.
Source: PR Newswire
Related Articles
- Synopsys First to Announce DDR3 IP with Support for 2133 Mbps Data Rates and 1.35V DDR3L
- Synopsys Demonstrates DesignWare SuperSpeed USB 3.0 Controller IP at the SuperSpeed USB Developer's Conference
- Transzap Upgrades ePayables System and Digital Data Platform to IBM System Z Mainframe for Business Flexibility and Growth
- NetApp Expands Storage and Data Management Solutions Supporting Microsoft Windows Server 2008 Physical and Virtual Environments
- TI Introduces Crosspoint Switches to Support Data Rates Up to 4.25 Gbps
- Infineon Achieves New Data Rate Breakthrough With 3.0 Gb/S Advanced Hard Disk Drive Read Channel and 6 Gb/S Serdes Interface
- First Digital Data Exchange Standards Established and Agreed to By Digital Music Service Providers, Record Companies and Music Rights Societies
- Digital Data – Here Today, Gone Tomorrow
- BiTMICRO Networks Standardizes on Synopsys' DesignWare PHY IP for PCI Express and SATA
- Symmetricom Upgrades Model 56000 Data Rate Clock and Distribution Chassis
User Comments (0)

RSS Feeds