Xilinx Announces Proven Interoperability Between Xilinx Virtex-II Pro FPGAs and Intel IXP2800 Network Processor
Posted on: Thursday, 11 March 2004, 06:00 CST
SAN JOSE, Calif., March 11 /PRNewswire/ -- Xilinx, Inc. today announced that they have successfully completed interoperability testing between Xilinx(R) Virtex-II Pro(TM) FPGAs and the Intel(R) IXP2800 network processor. The interoperability between Xilinx and Intel products ensures high-speed telecommunication designers of electrical and protocol compliance between the two solutions.
(Logo: http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGO )
"The interoperability of the Intel IXP2800 network processor and the Xilinx SPI-4.2 cores allows system architects to focus on system level aspects of the design rather than spending their time verifying connectivity," said Doug Davis, General Manager Intel Network Processor Division. "This will help accelerate the development of Ethernet, Packet-Over-SONET, and ATM applications within the metro access and WAN/LAN equipment provider community."
The Intel IXP2800 network processor provides flexibility for adapting to different protocols for a wide-variety of high performance applications including, Metropolitan Area Network (MAN) switches and routers, multi-service switches, and Internet-edge switches and routers. Running at speeds over 15 gigabits per second, the Xilinx SPI-4.2 core delivers a predefined OIF compliant solution that customers can immediately incorporate into their FPGA designs to shorten product development cycles.
"Successful high-speed validation of the SPI-4.2 interface between the Intel IXP2800 network processor and Xilinx Virtex-II Pro platform FPGAs implementing a SPI-4.2 IP core enables customers to confidently design next generation telecom systems in the shortest possible development time," said Sandeep Vij, vice president of Worldwide Marketing at Xilinx.
As part of the interoperability testing, both the media and switch fabric (MSF) interfaces were tested on the processor. Various features of the SPI-4.2 solution have been emphasized. The Xilinx SPI-4.2 core features an optimized burst mode configuration for data transfers to the Intel IXP2800 network processor to ensure efficient use of the processor's memory space. Additionally, dynamic alignment compensates for up to 9 inches of trace variation between SPI-4.2 bus signals.
About SPI-4.2 Core
Standard POS-PHY Level 4 originated from the SATURN Development Group. It has since been standardized in the OIF as System Packet Interface Level 4 Phase 2 (SPI-4.2) and in the ATM Forum as Frame-Based ATM Interface Level 4 (FBATM-4). SPI-4.2/ PL4 is an industry standard multi-service system interface supporting OC-192, 10 Gigabit Ethernet and multi-channel configurations, including 2.5 Gbit/s OC-48, 622 Mbit/s OC-12 and Gigabit Ethernet, as required by the new generation of super routers and Layer 3 switches used in multi-service voice and data networks. Xilinx offers industry's leading SPI 4.2 solutions to support high-speed Packet-over-SONET (POS) Internet traffic as well as 10 Gigabit Ethernet, Gigabit Ethernet and Asynchronous Transfer Mode (ATM) applications.
License Price and Availability
The SPI-4.2 single and multi-channel cores are available now for purchase as Xilinx LogiCORE products and are optimized for Virtex-II family of FPGAs and design tools. Pricing for the cores are $18,000 each. Licensing information can be found at the Xilinx IP Center at http://www.xilinx.com/ipcenter. The SPI-4.2 cores are sold under the terms of the SignOnce IP License, a single set of terms for licensing FPGA-based IP cores from Xilinx and over 25 third-party providers. For more information visit http://www.xilinx.com/ipcenter/signonce.htm.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. Additional information about Xilinx is available at http://www.xilinx.com/.
Photo: NewsCom: http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGOAP Archive: http://photoarchive.ap.org/PRN Photo Desk, photodesk@prnewswire.com
Xilinx, Inc.
CONTACT: Jennifer Wright Van Every of Xilinx, Inc., +1-408-879-7727, orJennifer.wright@xilinx.com
Web site: http://www.xilinx.com/
Related Articles
- LSI SAS Technology Enables 80-Plus New Server and Workstation Models Based on High-Performance, Multi-Core Intel(R) Xeon(R) Processor 5500 Series
- Hypervisor Technology Now Supports Microsoft(R) Windows(R) XP on Intel Multi-Core Execution Platforms
- Kaspersky Lab Extends Its Support for Cavium's OCTEON Multi-Core Processors With Integration of Complete Antivirus Protection
- New RapidMind Multi-Core Development Platform V3.0 Enables Software Organizations to Fully Exploit the Processing Power of Multi-Core CPUs From AMD and Intel
- Green Hills Software Delivers Complete Product Suite for Cavium Networks' OCTEON(TM) Multi-Core MIPS64 Processor Family
- Cavium Networks Introduces New OCTEON Plus Multi-Core MIPS64 Processors With World's Highest Networking, Wireless and Security Performance
- Intel's Multi-Core Chips Need Software Gains to Fully Pay Off
- Cavium Networks Announces Customer Sampling of OCTEON(TM) Multi-Core MIPS64(TM) Processors; Demonstrates OCTEON at SUPERCOMM 2005
- Embracing Multi-Core Technology
- Intel Has Double Vision: First Multi-Core Silicon Production Begins; Dual-Core System Introduction in Second Quarter 2005
User Comments (0)

RSS Feeds